

datelcare

Datelcare bv,
P.O. box 2,
3700 AA Zeist,
The Netherlands

256 KILO BYTE ADD-IN MOS MEMORIES FOR Q-BUS BASED COMPUTER SYSTEMS.

General

Datelcare combines its long experience with the reliability of state of the art 64 K dynamic RAMs to offer memories that will improve the performance of all systems based on 11/23 or 11/23-plus cpu's.

Low-cost and superior quality are features that are standard on all DTC products. The DTC-256 is compatible with all 16, 18 and 22 bit addressing schemes used on Q-bus systems. A one bit per byte parity is included in all modules.


Depopulated versions can be provided for use in 11/02 and 11/21 (Falcon) based systems.

DTC-256 memories allow 4 MB addressing when used in 11/23 or 11/23-plus based computer systems, so minimizing swapping and further improving system-throughput.

This dual-width module needs a single + 5 volt supply only. Power consumption is typically less than 7.5 watts. This means less heat dissipation and a lower demand on the system's power supply.

Features

- * 256 KByte module
- * Standard dual-width board
- * 4 MB addressing capability
- * Includes parity bits
- * Depopulated versions available
- * Supports battery backup
- * Fast 190 ns access time
- * Compatible with all DEC hardware, diagnostics and software
- * Needs only a single +5 volt supply



Installation

DTC-256 memory modules can be installed in any Q-bus backplane. The 22 bit addressing scheme however requires a backplane that has all 22 address lines implemented.

All DTC-20/23xx and DEC 11/23-plus based systems are provided with this feature. If in doubt, consult your supplier.

Parity

A 2 bit per word parity system is included in all DTC-256 modules. All 11/23 and 11/23-plus based systems sense parity for each memory-read cycle.

This method is fully compatible with DEC's MSV11-E memory modules.

Part numbers

DTC-256 - 256 KB	includes parity
DTC-128 - 128 KB	includes parity
DTC-064 - 64 KB	without parity, for use in 11/02 and 11/21 systems
DTC-032 - 32 KB	without parity, for use in 11/02 and 11/21 systems

Specifications:

Timing:

Function	Access time	Cycle time
DATI	190 ns	490 ns
DATO (B)	90 ns	390 ns
DATIO (B)	700 ns	1000 ns

During memory refresh a delay of up to 500 ns can occur.

Power supply:

+ 5 Volt 1,5 A maximum

Quality assurance

Datelcare guarantees that all its products are built to the highest commercial standards. All modules are fully tested and temperature cycled prior to shipment.

Mail address:

Datelcare bv.
P.O. box 2
3700 AA Zeist
The Netherlands

Company address:

Datelcare bv.
Huis ter Heideweg 28
3705 LZ Zeist
The Netherlands

Phone:

local
03404 - 21344
international
+ 31 3404 21344

```
*****
*
*   T E C N I C A L   M A N U A L   *
*
*   D T C X X X   M E M O R Y   B O A R D S   *
*
*           ( board rev B and C )       *
*****
```

REV C1

DATELCARE
ZEIST
THE NETHERLANDS

10/10/77

10/10/77

10/10/77

10/10/77

10/10/77

10/10/77

10/10/77

10/10/77

Contents

CHAPTER 1	GENERAL DESCRIPTION	2
1.1	Introduction	2
1.2	Purpose	2
1.3	Specifications	2
1.3.1	Physical dimensions	2
1.3.2	Operating environment	3
1.3.3	Shipping environment	3
1.3.4	Power requirements	3
1.3.5	Timing	3
1.3.6	Reliability	3
1.4	Options	4
1.4.1	Capacity	4
1.4.2	Parity	4
CHAPTER 2	INSTALLATION	5
2.1	Address selection	6
2.1.1	Bank Selection	6
2.1.2	Start address selection	7
2.1.3	Extended addressing selection	9
2.2	Configuration selection	9
2.2.1	Memory size	9
2.3	Option selections	10
2.3.1	Parity	10
2.3.2	Battery back-up	11
2.3.3	Refresh generator	11
2.4	Initial Inspection	11
2.5	Required tools and materials	12
2.6	Adjustments	12
CHAPTER 3	MAINTENANCE	12
3.1	Regular inspection	12
3.2	Hardware testing	12
3.3	Software testing	12
3.4	Required programmes	12
CHAPTER 4	SCHEMATICS	13
CHAPTER 5	CORRECTIONS	13

10/21

10/21/2010

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

2010/10/21

CHAPTER 1 GENERAL DESCRIPTION

1.1 Introduction

This manual applies to the following DATELCARE Q-bus memory boards, (hardware rev B).

DTC 256 P	DTC 64 P
DTC 256	DTC 64
DTC 128 P	DTC 32 P
DTC 128	DTC 32

Chapter 1 gives general information and specifications.

Chapter 2 contains all necessary information for installing the memory board.

Chapter 3 informs about the necessary maintenance.

Chapter 4 contains all electrical and mechanical drawings.

Chapter 5 deals with "engineering change orders" (ECO's).

1.2. Purpose

The DTC-256 is a 128 KW (16 bit word) dynamic NMOS read/write memory module. It can be used in LSI-11/23 (PDP11/23) computer systems. The memory features 22 bit addressing for a maximum capacity of 2 MW (4 megabyte). Depopulated versions are available for use in LSI-11 (PDP 11/03) systems where addressability is limited to 28 KW (56 KB).

Memory refresh is performed automatically by internal logic and requires no cpu-interference.

1.3 Specifications

1.3.1 Physical dimensions

PCB	thickness	:	1.6 mm
	width	:	133 mm
	length	:	229 mm (including plastic handles)
	max comp. height	:	10 mm
	total thickness	:	12.5 mm

CONFIDENTIAL - SECURITY MATTER

10/10/77

The above information was obtained from the following sources:

1. [illegible]	2. [illegible]
3. [illegible]	4. [illegible]
5. [illegible]	6. [illegible]

Source 1 is a [illegible] who has provided reliable information in the past.

Source 2 is a [illegible] who has provided reliable information in the past.

10/10/77

The above information was obtained from the following sources:

1. [illegible]

2. [illegible]

3. [illegible]

4. [illegible]

5. [illegible]

6. [illegible]

10/10/77

CONFIDENTIAL - SECURITY MATTER

1. [illegible]	2. [illegible]
3. [illegible]	4. [illegible]
5. [illegible]	6. [illegible]

10/10/77

1.3.2 Operating environment

Temperature : ambient air temperature range of 0 to +55 degrees C
Thermal shock : 30 degrees C per hour
Humidity : 0 to 95% relative humidity (non condensing)
Cooling : Suggested air flow of 25 cfm

1.3.3 Shipping environment

Temperature : the DTC memory can withstand a temperature range of -40 to +85 degrees C during shipping and storage.
Thermal shock : 10 degrees C per minute.
Mechanical shock : The DTC memory module housed in its shipping-container can withstand a mechanical shock resulting of a drop conforming to test in accordance with MIL-STD-810B, method 516, procedure V without any damage or degradation.

1.3.4 Power requirements

The DTC memory modules require a single 5 volt supply only.
The DTC-256 memory card (256 KB) draws 1.5 A from a 5 volt (+/- 5%) supply. (Unit takes 680 mA from battery backup).

1.3.5 Timing

Function	Access time	Cycle time
DATI	190 ns	490 ns
DATO (B)	90 ns	390 ns
DATIO (B)	700 ns	1000 ns

During memory refresh a delay of up to 500 ns can be added to the above times.

1.3.6 Reliability

The DTC memory modules are designed to meet the best commercial standards of workmanship. Extensive testing is conducted to ensure a reliable service over the products' lifetime.

The memory chips used in the DTC 256 cards have a failure rate due to alpha partical radiation of 350 FIT (bit failures per 1,000,000,000 hours). This means that under normal circumstances an average of one soft error every 150 years (!) will occur.

1.4 Options

1.4.1 Capacity

The DTC memory cards are available with different capacity. The capacity is indicated by the number of the card name. The suffix P indicates that the memory card is equipped with parity memory chips.

DTC 256 P	128 K Words x 18 bits
DTC 256	128 K Words x 16 bits
DTC 128 P	64 K Words x 18 bits
DTC 128	46 K Words x 16 bits
DTC 64 P	32 K Words x 18 bits
DTC 64	32 K Words x 16 bits
DTC 32 P	16 K Words x 18 bits
DTC 32	16 K Words x 16 bits

1.4.2 Parity

DTC memory boards can be delivered with or without parity logic, depend on type of memory board. The parity option is compatible with the DEC MSV11-E memory modules.

Financial Summary


For the year ended December 31, 1987

The following table sets forth the financial results of the Company for the year ended December 31, 1987, compared with the results for the year ended December 31, 1986. The amounts are in thousands of dollars.

Net sales	\$100,000
Cost of goods sold	(40,000)
Gross profit	60,000
Selling, general and administrative expenses	(20,000)
Depreciation and amortization	(5,000)
Interest expense	(3,000)
Income before income taxes	32,000
Income taxes	(8,000)
Net income	\$24,000

See notes to financial statements

The accompanying notes are an integral part of these financial statements. The financial statements have been audited by the independent accountants, who have issued their report thereon.

CHAPTER 2 INSTALLATION
-----**Figure 1. Jumper positions**

10/1/2000

- 2 -

10/1/2000 (10/1/2000) 10/1/2000

10/1/2000 (10/1/2000) 10/1/2000



10/1/2000 (10/1/2000) 10/1/2000

The section contains information on procedures to install DTC memory modules in Q-bus computer systems.

Installation should be performed by qualified personnel only. Incorrect installation cannot only damage the memory board, but also all other system components.

After carefully unpacking the memory board, it should be inspected for any physical damage. IF any damage is found or expected, contact your distributor and do not install the board.

2.1 Address selection

When installing the memory board, the starting address, the bank size have to be determined. In a 18 bit-address space systems (LSI 11, LSI 11/02 and LSI 11/23) the 22 bits addressing feature of the memory boards have to be disabled, (jumper J12 and J16). The DTC memory board will automatically recognise when the I/O page is addressed.

2.1.1 Bank Selection

Switches S6 though S9 determine the bank in which the DTC memory will recognise the standard 18 address bits. In table 1 the switch settings are given.

The first of these is the fact that the majority of the cases of this disease are reported from the United States and Canada.

The second is the fact that the majority of the cases of this disease are reported from the United States and Canada.

The third is the fact that the majority of the cases of this disease are reported from the United States and Canada.

THE JOURNAL OF THE AMERICAN MEDICAL ASSOCIATION

The fourth is the fact that the majority of the cases of this disease are reported from the United States and Canada.

THE JOURNAL OF THE AMERICAN MEDICAL ASSOCIATION

The fifth is the fact that the majority of the cases of this disease are reported from the United States and Canada.

TABLE 1

Bank (in words)	Switch setting				
	S6	S7	S8	S9	
0 K - 128 K	I	I	I	I	no 22 bit addressing
0 K - 128 K	I	I	I	I	22 bit addressing
128 K - 256 K	0	I	I	I	
256 K - 384 K	I	0	I	I	
384 K - 512 K	0	0	I	I	
512 K - 640 K	I	I	0	I	
640 K - 768 K	0	I	0	I	
768 K - 896 K	I	0	0	I	
896 K - 1024 K	0	0	0	I	
1024 K - 1152 K	I	I	I	0	
1152 K - 1280 K	0	I	I	0	
1280 K - 1408 K	I	0	I	0	
1408 K - 1536 K	0	0	I	0	
1536 K - 1664 K	I	I	0	0	
1664 K - 1792 K	0	I	0	0	
1792 K - 1920 K	I	0	0	0	
1920 K - 2048 K	0	0	0	0	

I = switch closed (on)

0 = switch open (off)

2.1.2 Start address selection

Within the selected bank, the start address of the memory can be selected in 4 K Word increments with switches S1 - S5. When the combination of memory size and starting address is such that the bank upper boundary is crossed, that part of the memory is inaccessible. The switch settings are given in table 2.

TABLE 2

Offset (in words)	Switch settings				
	S1	S2	S3	S4	S5
0 K	0	0	0	0	0
4 K	I	0	0	0	0
8 K	0	I	0	0	0
12 K	I	I	0	0	0
16 K	0	0	I	0	0
20 K	I	0	I	0	0
24 K	0	I	I	0	0
28 K	I	I	I	0	0
32 K	0	0	0	I	0
36 K	I	0	0	I	0
40 K	0	I	0	I	0
44 K	I	I	0	I	0
48 K	0	0	I	I	0
52 K	I	0	I	I	0
56 K	0	I	I	I	0
60 K	I	I	I	I	0
64 K	0	0	0	0	I
68 K	I	0	0	0	I
72 K	0	I	0	0	I
76 K	I	I	0	0	I
80 K	0	0	I	0	I
84 K	I	0	I	0	I
88 K	0	I	I	0	I
92 K	I	I	I	0	I
96 K	0	0	0	I	I
100 K	I	0	0	I	I
104 K	0	I	0	I	I
108 K	I	I	0	I	I
112 K	0	0	I	I	I
116 K	I	0	I	I	I
120 K	0	I	I	I	I
124 K	I	I	I	I	I

0 = switch open (off)
 I = switch closed (on)

Summary

Year	4%	5%	6%	7%	8%
1957	0	0	0	0	0
1958	0	0	0	0	0
1959	0	0	0	0	0
1960	0	0	0	0	0
1961	0	0	0	0	0
1962	0	0	0	0	0
1963	0	0	0	0	0
1964	0	0	0	0	0
1965	0	0	0	0	0
1966	0	0	0	0	0
1967	0	0	0	0	0
1968	0	0	0	0	0
1969	0	0	0	0	0
1970	0	0	0	0	0
1971	0	0	0	0	0
1972	0	0	0	0	0
1973	0	0	0	0	0
1974	0	0	0	0	0
1975	0	0	0	0	0
1976	0	0	0	0	0
1977	0	0	0	0	0
1978	0	0	0	0	0
1979	0	0	0	0	0
1980	0	0	0	0	0
1981	0	0	0	0	0
1982	0	0	0	0	0
1983	0	0	0	0	0
1984	0	0	0	0	0
1985	0	0	0	0	0
1986	0	0	0	0	0
1987	0	0	0	0	0
1988	0	0	0	0	0
1989	0	0	0	0	0
1990	0	0	0	0	0
1991	0	0	0	0	0
1992	0	0	0	0	0
1993	0	0	0	0	0
1994	0	0	0	0	0
1995	0	0	0	0	0
1996	0	0	0	0	0
1997	0	0	0	0	0
1998	0	0	0	0	0
1999	0	0	0	0	0
2000	0	0	0	0	0
2001	0	0	0	0	0
2002	0	0	0	0	0
2003	0	0	0	0	0
2004	0	0	0	0	0
2005	0	0	0	0	0
2006	0	0	0	0	0
2007	0	0	0	0	0
2008	0	0	0	0	0
2009	0	0	0	0	0
2010	0	0	0	0	0
2011	0	0	0	0	0
2012	0	0	0	0	0
2013	0	0	0	0	0
2014	0	0	0	0	0
2015	0	0	0	0	0
2016	0	0	0	0	0
2017	0	0	0	0	0
2018	0	0	0	0	0
2019	0	0	0	0	0
2020	0	0	0	0	0
2021	0	0	0	0	0
2022	0	0	0	0	0
2023	0	0	0	0	0
2024	0	0	0	0	0
2025	0	0	0	0	0
2026	0	0	0	0	0
2027	0	0	0	0	0
2028	0	0	0	0	0
2029	0	0	0	0	0
2030	0	0	0	0	0

1957-58
1958-59

2.1.3 Extended addressing selection

All DTC memory modules respond to 22 bit addressing for a total of up to 4 megabyte per system. This feature is compatible with all 11/23-plus systems as well as almost all other 11/23 systems already installed in the field.

22 bits addressing is selected according to Table 3.

TABLE 3

18/22 bits addressing

	22 bits -----	18 bits -----
J12	I	0
J16	0	I

2.2 Configuration selection

2.2.1 Memory size

The memory size can be reduced from 256 Kb to 32 Kb by means of jumpers J1, J6, J7, J11, J14, J15, J18, J19. (For rev C boards also jumpers J20, J21 and J22). The DTC 032 cards are equipped with 2118 DRAM's and a special configuration of the jumpers is necessary. Table 4 gives the configuration.

Note: the DTC memory boards are NOT upgradable by the user for a larger size than originally produced. Trying to install extra memory chips and jumper accordingly will damage the board.

10/10/78 10:00 AM

10/10/78 10:00 AM - 10:10 AM
10/10/78 10:10 AM - 10:20 AM
10/10/78 10:20 AM - 10:30 AM
10/10/78 10:30 AM - 10:40 AM
10/10/78 10:40 AM - 10:50 AM
10/10/78 10:50 AM - 11:00 AM

10/10/78 11:00 AM - 11:10 AM

10/10/78

10/10/78 11:10 AM

10/10/78

10/10/78

10/10/78

10/10/78

10/10/78 11:20 AM

10/10/78 11:30 AM

10/10/78 11:40 AM - 11:50 AM
10/10/78 11:50 AM - 12:00 PM
10/10/78 12:00 PM - 12:10 PM
10/10/78 12:10 PM - 12:20 PM
10/10/78 12:20 PM - 12:30 PM
10/10/78 12:30 PM - 12:40 PM
10/10/78 12:40 PM - 12:50 PM
10/10/78 12:50 PM - 1:00 PM

10/10/78 1:00 PM - 1:10 PM
10/10/78 1:10 PM - 1:20 PM
10/10/78 1:20 PM - 1:30 PM
10/10/78 1:30 PM - 1:40 PM
10/10/78 1:40 PM - 1:50 PM
10/10/78 1:50 PM - 2:00 PM
10/10/78 2:00 PM - 2:10 PM
10/10/78 2:10 PM - 2:20 PM
10/10/78 2:20 PM - 2:30 PM
10/10/78 2:30 PM - 2:40 PM
10/10/78 2:40 PM - 2:50 PM
10/10/78 2:50 PM - 3:00 PM

TABLE 4

Jumper	Memory size (KB) (SEE NOTE AT 2.1.1)				
	32 2118 only	32	64	128	256
J 1	0	I	I	0	0
J 6	I	I	I	0	0
J 7	0	0	0	I	I
J11	I	0	0	0	0
J14	I	I	I	I	0
J15	0	0	0	0	I
J18	I	I	0	0	0
J19	0	0	I	I	I
J20*	0	0	0	0	0
J21*	I	I	I	I	0
J22*	0	0	0	0	I

I = jumper installed
0 = jumper removed

* = Board rev C only

2.3 Option selections

2.3.1 Parity

The DTC memory series are equipped with parity logic. This logic can be disabled or enabled with jumpers J2, J3, J4, J5, J17 as given in table 5.

TABLE 5

	parity	no parity
J 2	I	I
J 3	0	0
J 4	I	0
J 5	0	0
J17	0	I

I = installed
0 = removed

APPENDIX

TABLE 1. The 1960-1961 Season

DATE	1960	1961	1962	1963	1964
1	0	0	0	0	0
2	0	0	0	0	0
3	0	0	0	0	0
4	0	0	0	0	0
5	0	0	0	0	0
6	0	0	0	0	0
7	0	0	0	0	0
8	0	0	0	0	0
9	0	0	0	0	0
10	0	0	0	0	0
11	0	0	0	0	0
12	0	0	0	0	0
13	0	0	0	0	0
14	0	0	0	0	0
15	0	0	0	0	0
16	0	0	0	0	0
17	0	0	0	0	0
18	0	0	0	0	0
19	0	0	0	0	0
20	0	0	0	0	0
21	0	0	0	0	0
22	0	0	0	0	0
23	0	0	0	0	0
24	0	0	0	0	0
25	0	0	0	0	0
26	0	0	0	0	0
27	0	0	0	0	0
28	0	0	0	0	0
29	0	0	0	0	0
30	0	0	0	0	0
31	0	0	0	0	0
32	0	0	0	0	0
33	0	0	0	0	0
34	0	0	0	0	0
35	0	0	0	0	0
36	0	0	0	0	0
37	0	0	0	0	0
38	0	0	0	0	0
39	0	0	0	0	0
40	0	0	0	0	0
41	0	0	0	0	0
42	0	0	0	0	0
43	0	0	0	0	0
44	0	0	0	0	0
45	0	0	0	0	0
46	0	0	0	0	0
47	0	0	0	0	0
48	0	0	0	0	0
49	0	0	0	0	0
50	0	0	0	0	0
51	0	0	0	0	0
52	0	0	0	0	0
53	0	0	0	0	0
54	0	0	0	0	0
55	0	0	0	0	0
56	0	0	0	0	0
57	0	0	0	0	0
58	0	0	0	0	0
59	0	0	0	0	0
60	0	0	0	0	0
61	0	0	0	0	0
62	0	0	0	0	0
63	0	0	0	0	0
64	0	0	0	0	0
65	0	0	0	0	0
66	0	0	0	0	0
67	0	0	0	0	0
68	0	0	0	0	0
69	0	0	0	0	0
70	0	0	0	0	0
71	0	0	0	0	0
72	0	0	0	0	0
73	0	0	0	0	0
74	0	0	0	0	0
75	0	0	0	0	0
76	0	0	0	0	0
77	0	0	0	0	0
78	0	0	0	0	0
79	0	0	0	0	0
80	0	0	0	0	0
81	0	0	0	0	0
82	0	0	0	0	0
83	0	0	0	0	0
84	0	0	0	0	0
85	0	0	0	0	0
86	0	0	0	0	0
87	0	0	0	0	0
88	0	0	0	0	0
89	0	0	0	0	0
90	0	0	0	0	0
91	0	0	0	0	0
92	0	0	0	0	0
93	0	0	0	0	0
94	0	0	0	0	0
95	0	0	0	0	0
96	0	0	0	0	0
97	0	0	0	0	0
98	0	0	0	0	0
99	0	0	0	0	0
100	0	0	0	0	0

Total 1960-1961 season

Total 1960-1961 season

Total 1960-1961 season

Total 1960-1961 season

Total 1960-1961 season

Total 1960-1961 season

The following table shows the number of birds seen in each of the 100 plots during the 1960-1961 season. The total number of birds seen in each plot is given in the last column. The total number of birds seen in all plots is given in the last row.

TABLE 2

Total 1960-1961 season

Total 1960-1961 season

Total 1960-1961 season

Total 1960-1961 season

Total 1960-1961 season

Total 1960-1961 season

Total 1960-1961 season

2.3.2 Battery back-up

*** NOTE ***

Board rev B and C has to be modified.
(ECO # 004)

When your system is equipped with a battery back-up unit, the DTC memory can be put on that unit by installing jumper J10 and removing jumper J13.

TABLE 6

	battery backing	no battery back-up
J10	I	0
J13	0	I

2.3.3 Refresh generator

Provisions have been made to control the refresh of the memory externally. This can be useful when the memory is used in special real-time DMA environment. Normally the refresh cycle is generated on board and transparent to the user. However, an extra 500 ns delay in the memory access time will be introduced periodically. Internal or external refresh can be selected with jumpers J8 and J9 according to table 7.

TABLE 7

Refresh		
jumper	internal	external
J8	0	I
J9	I	0

2.4 Initial Inspection

After carefully unpacking the memory board, it should be inspected for any physical damage. If any damage is found or expected, contact your distributor and do not install the board.

Installing a damaged board can possibly damage all other boards in your system.

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

2.5 Required tools and materials

No special tool or materials are necessary to install the memory board. A sharp instrument can be used to set the switches. A hand wire-wrap tool is used to strap or unstrap the jumpers.

2.6 Adjustments

No adjustments are necessary.

CHAPTER 3 MAINTENANCE

3.1 Regular inspection

The DTC memory board does not need any special maintenance, other than normally performed with computer systems. Twice a year the board should be removed from the system. The Q-bus edge connector should be inspected for dust, corrosion or other contaminants and if necessary, cleaned with alcohol (Ethanol 99%) and a soft cloth.

3.2 Hardware testing

The hardware testing is done by installing the memory in the computer system and running the appropriate diagnostic software (see 3.4).

3.3 Software testing

With the memory board no software is delivered. Most DEC operating systems will inform the user how much memory is installed. Some operating systems will use only the memory specified at system generation time. When in doubt, contact your software support centre.

3.4 Required programmes

The memory can be tested by running the diagnostic programme VMSA00 or higher rev. After successful completion of several passes of this test, it is advisable to test the memory further by running an X11 system test.

The following information is for your information only. It is not intended to be used for any other purpose.

The following information is for your information only. It is not intended to be used for any other purpose.

The following information is for your information only. It is not intended to be used for any other purpose.

The following information is for your information only. It is not intended to be used for any other purpose.

The following information is for your information only. It is not intended to be used for any other purpose.

The following information is for your information only. It is not intended to be used for any other purpose.

The following information is for your information only. It is not intended to be used for any other purpose.

CHAPTER 4 SCHEMATICS

The schematics supplied in this manual are for reference only.
Small discrepancies between the schematics and the actual board
can occur.

CHAPTER 5 CORRECTIONS

may 83	correction jumper-table 5 and 7	rev a to rev b
jun 83	showing jumpers J10 and J13	rev b to rev b1
	corrected for rev c boards	rev b1 to rev c
aug 83	hardware modification (ECO #004)	"A" added to p/n

Page 10

Page 10

Page 10

Page 10




Page 10

Page 10

Page 10

Page 10

Page 10




HDA NR.	MEM	J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12	J13	J14	J15	J16	J17	J18	J19	J20	J21	J22	TYPE	RAM	TE	PLAATSEN	IC NR'S	MET	PARITY	K	L	M
1123	32 KB	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	2118	1-8, 10-17	9,18				N	Y	N
1122	64 KB	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	4164	1-8, 10-17	9,18				Y	Y	N	
1121	128 KB	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	4164	1-8, 10-17	9,18				Y	Y	N	
1120	256 KB	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	Y	Y	Y	N	Y	N	Y	Y	4164	1-8, 10-17, 19-26, 28-35	9,18, 27, 36				Y	Y	N	
1124	32 KB	Y	Y	N	Y	N	Y	N	Y	N	Y	N	Y	N	Y	Y	Y	N	Y	N	Y	N	Y	4164	1-8, 10-17	9,18				Y	Y	N	
1125	64 KB	N	Y	N	Y	N	Y	N	Y	N	N	N	N	N	Y	Y	Y	N	Y	N	Y	N	N	2118	1-8, 10-17, 19-26, 28-35	9,18, 27, 36				Y	Y	Y	

N = NO
Y = YES


■ = KONTAKTONG

PRINTNR.: 19820825-C + ECO 4
19820825-D


REFERENCE	DESIGNATIONS
LAST USED	NOT USED
C55	17,19,21,23,25,27,29,30,31,32
S1	33,34,40,42,46,47,48,49,50,51
R27	2,3,4,5,6,7
RP2	
W22	
IC68	37




gewijzigd	datum	SCHEMA	get	P	ST	gec.
PST	9-12-83	DYN. RAM	datum	4-5-83	schaal	
GCM1	27-4-84	HDA 1120 1121 1122 1123 1124 1125	aant.bl.	4	tek.nr.	19820826
			bladnr.	1	doc.nr.	



2	DAL 18 21		PAINING : 19620623-C
3	+BS7		
3	+REEH		
3	RON		
3	RAON		
3	CAON		



24. Printed 1875. Original




DTM P1
2 DTM P0
2 WE L
3 A0-A7
2

DFM P0
2

DFM P1
2

DFM 0-15
2




RAS U
3

WE U
3

RAS L
3

DAL 0-15
2 CAS
3



ALLE IC'S PIN 8 → 5VB
PIN 16 → GND

PRINTNUMMER: 19820825-C • ECO 4
19820825-D

gewijzigd	datum	SCHEMA	get	P ST.	gec.
		DYN. RAM	datum : 4-5-83		schaal :
		HDA 1120, 1121, 1122, 1123, 1124	aant.bl.: 4		tek.nr. : 19820826
			bladnr.: 4		doc.nr.:





Datelcare bv
Huis ter Heideweg 28
Postbus 2
3700 AA Zeist
Telefoon 03404 - 21344



huis ter heideweg 28, postbus 2
3700 AA zeist, tel. 03404-21344



Datelcare bv
Huis ter Heideweg 28
Postbus 2
3700 AA Zeist
Telefoon 03404 - 21344